



FIG. 1




Memory Map of RAM#1 for desynchronizing 12 channels of DS3 signal dropped from OC-12 signal Memory Map of RAM#2 for desynchronizing 12 channels of DS3 signal dropped from OC-12 signal


Ch#1 FIFO Address Difference
Ch#2 FIFO Address Difference
Ch#3 FIFO Address Difference
Ch#4 FIFO Address Difference
Ch#5 FIFO Address Difference
Ch#6 FIFO Address Difference
Ch#7 FIFO Address Difference
Ch#8 FIFO Address Difference
Ch#9 FIFO Address Difference
Ch#10 FIFO Address Difference
Ch#11 FIFO Address Difference
Ch#12 FIFO Address Difference
0
8
1/64 of UI Phase Increment
1/64


NOTE: N can be chosen for specific leak rate. Few more addresses can be added to the Ram#1 address space to enable adaptive bit leak rate!




Arithmetic Unit Block Diagram









Arithmetic Unit Block Diagram



Arithmetic Unit Block Diagram



Arithmetic Unit Block Diagram



Current Number of Bits in FIFO Related to Pointer Adjustment Phase Increment Previous Number of Bits in FIFO Related to Pointer Adjustment RAM #2 CNT4 ICNT3 address #2 address #1 Arithmetic Unit Block Diagram 36 FIG. 11 WUX #3 REG 46~ ICNT2 Step #8 Update the Number of Bits in FIFO Related to -34 Pointer Adjustment address #3 address #2 address #1 CNT[5:0]  $\sqrt{2}$ Control Circuit ¥ ¥ CNT0 Number of Bits in FIFO Related to Pointer Adjustment Write FIFO Address Read FIFO Address

i






FIG. 12








FIG. 15

